

swiss scientific initiative in health / security / environment systems

Wafer-Level Deep TSV Process for 3D Integration

Michael Zervas¹, Yuksel Temiz^{1,2}, Yusuf Leblebici¹

CMOSAIC

¹Microelectronic Systems Laboratory (LSM) - Ecole Polytechnique Fédérale de Lausanne (EPFL) 2 Laboratory of Life Sciences Electronics (CLSE) - Ecole Polytechnique Fédérale de Lausanne (EPFL)

INTRODUCTION

This poster reports a new processing platform for wafer-level through-silicon-via (TSV)





RTD 2009

FNSNF



fabrication, based on single wafer bottom-up Cu electroplating. The goal of this work is to develop a TSV fabrication and 3D integration platform for the applications requiring thick Si substrates with deep and fully-filled TSVs. The technique enables the processing of frontside micro-heaters and backside micro-channels for liquid cooling experiments. TSVs with aspect-ratios higher than 6:1 are demonstrated and characterized through resistance and capacitance measurements. Zervas et al., ECTC'12

Fabrication High resistive Si wafer 380µm 3µm $60\mu m(1:6)$ 40µm wet ox. 120µm Etch through the wafer and grow wet oxide 3um 700nm Cu ₁ ~90µm (1:6) Sputter 700nm of Cu 100µm (a)



Process flow (left side) and fabricated devices (right side). Wafer with TSV test chips (a). The TSVs are grouped into clusters of 900 and connected to daisy chain configuration. Top view (b) and cross-section view (c) of the fabricated daisy chain patterns.



