

A DC-Connectable Multi-Channel Biomedical Data Acquisition ASIC

P. Schönle, L. Bettini, S. Fateh, F. Schulthess, T. Burger, Q. Huang


Integrated Systems Laboratory – ETH Zurich



Eidgenössische Technische Hochschule Zürich
Swiss Federal Institute of Technology Zurich


Abstract – We present an 8-channel biomedical data acquisition ASIC achieving 108dB of dynamic range (DR). Each channel includes a 13bit DAC to compensate differential input offset of up to $\pm 300\text{mV}$, preventing saturation of the high-gain instrumentation amplifier. Chopper stabilization and DAC-noise low-pass filtering lead to an input-referred noise of $0.8\mu\text{V}_{\text{RMS}}$. Data processing algorithms, implemented on an FPGA, are employed to remove artifacts due to sudden DAC-switching and to cancel 50/60Hz mains interference including its harmonics. The chip is fabricated in 130nm CMOS, occupying an active area of 2.2mm^2 and consuming 15mW from 1.2V and 3.3V supplies.

1. System Overview



System breakdown


- Data Acquisition ASIC
 - ECG/EEG signals acquisition
 - Electrode impedance meas.
 - Temperature sensor
- Xilinx Spartan 6 FPGA
 - Controlling
 - Signal processing
 - Bluetooth connectivity to a Smartphone



2. Data Acquisition ASIC

Main features

- 130nm CMOS
- 2.19mm² area
- 8 electrode channels
- 2 aux. channels
- 1.2V & 3.3V supply
- 15mW max. power



3. Analogue Front-End

- Chopper-stabilized IA [3]
- 3.2kHz low-pass filter
- $\pm 300\text{mV}$ electrodes offset compensation DAC
- 8-channels MUX
- 82dB SNR (13.3 ENOB) ΣΔ ADC
- 8kS/s max. sampling rate





Fig. 3: Current balancing instrumentation amplifier (IA).

4. Digital Data Processing

- Mains interference cancellation by subtraction of a noise replica
- Power line harmonics removal
- Optional high-pass filtering
- Reconfigurable decimation



5. Measurement Results

- Low IR noise of $0.82\mu\text{V}_{\text{RMS}}$
- 107dB max. DR due to compensation DAC
- Moderate impact of DAC on noise performance
- High CMRR (101dB) and input impedance ($235\text{M}\Omega$)




Fig. 5: Measured output spectrum of an electrode channel for an applied $100\mu\text{V}_{\text{pp}}$ sinusoidal test signal with compensation DAC enabled (orange) and disabled (black).

6. Performance Summary

Analog. Bandwidth:	3.2kHz	Sample Rate:	8kS/s
Tolerated Offset:	$\pm 300\text{mV}$	Max. DR ^a :	107.6dB
Max. Input Swing ^b :	42mV	Max. SFDR ^b :	66dB
CMRR:	101.0dB	Inp. Impedance:	$235\text{M}\Omega$

a. incl. DC tracking. b. for a constant offset. c. 1-100Hz signal bandwidth.

References:

- [1] R. Yazicioglu et al., "A 200 μW Eight-Channel EEG Acquisition ASIC for Ambulatory EEG Systems," JSSCC, vol.43, no.12, pp.3025-3038, Dec. 2008.
- [2] H. Kyong, N. Verma, "A 1.2–0.55V general-purpose biomedical processor with configurable machine-learning accelerators for high-order, patient-adaptive monitoring," Proc. ESSCIRC, Sept. 2012, pp.285,288.
- [3] Q. Huang, C. Menolfi, "A 200 nV offset 6.5 nV/ $\sqrt{\text{Hz}}$ noise PSD 5.6 kHz chopper instrumentation amplifier in 1 μm digital CMOS," IJSSCC, pp.362-363, Feb. 2001.