



EPFL Press Release

A CMOS-Compatible Chip-to-Chip Integration Platform


Davide Sacchetto, Seniz Kucuk, Clemens Nyffeler, Yusuf Leblebici

¹Microelectronic Systems Laboratory (LSM) - Ecole Polytechnique Fédérale de Lausanne (EPFL)




INTRODUCTION

In this paper, a CMOS-compatible chip-to-chip (C2C) 3D integration platform is presented. The developed technology allows reconstituting a wafer from diced and thinned chips. Then, chip-to-chip bonding and TSV fabrication steps are accomplished in wafer-level. Two dummy chips are successfully bonded, and TSVs with parylene sidewall passivation and electroplated Cu metallization are fabricated. The resistance measurements demonstrate average TSV resistance of 0.5Ω. The proposed technique introduces a simple and low-cost solution not only for 3D integration technology but also for applications involving CMOS post-processing in general.




Die-Level 3D Integration

- Back-to-face type via-last C2C integration process. Identical or heterogeneous chips can be post processed after dicing. The TSVs are fabricated after alignment and bonding.



- Proposed 3D integration process comprising wafer reconstitution, bonding, and TSV fabrication.

Fabricated Devices






- Diced chips are thinned down to 50μm and embedded into a carrier wafer by parylene deposition.

- C2C Bonding
- Al, Dielectric, and Si Etching
- Sidewall passivation
- Seed layer deposition, dry-film lithography, and Cu electroplating.
- Chip releasing

Resistance Measurements

- Cross-section view of the two 50μm thick chips connected with Cu TSVs.



Microprocessor Stacking

3D Integration of Multi-Core Processor Chips

- Each chip comprises four 32-bit LEON3 processors, memory, and 3D Network-on-Chip.
- 120 TSVs: 54 Power TSVs and 66 Signal TSVs

