

swiss scientific initiative in health / security / environment systems



## IcySoC: Inexact Sub/Near-Threshold Systems for Ultra-Low-Power Devices

C. Piguet, C. Enz, L. Benini, A. Burg, T. Lentsch, F. Gurkaynak, D. Séverac, M. Pons CSEM, EPFL ICLAB, ETHZ, EPFL TCL, EM Microelectronics

**PROJECT:** This nano-tera project, called IcySoC, combines several contributions, i.e. a multi-processor platform, inexact arithmetic and sub/near-threshold design.

PLATFORM: The platform will comprise several processor cores connected through a low-latency on-chip interconnect. The latter will connect many hardware accelerators for dedicated high intensive computation loads.

**GOOD ENOUGH:** Some of these accelerators will be designed as inexact arithmetic blocks, or good enough blocks. It means that for some applications (image processing, video, audio), small errors are not noticeable by the users. This first radical approach realizes parsimonious or "adequately engineered" designs that trade accuracy at the hardware level for significant gains in energy consumption, area, and speed.

SUB/NEAR-THRESHOLD: The second approach based on sub/near-threshold design offers the minimal power or energy consumption at the cost of increased delay and power variations. We will push to the limit the supply voltage reduction by reaching the sub/near-threshold region of operation of transistors, thus supplying the circuits at a voltage equal or lower than the threshold voltage of transistors and maximizing the power reduction due to voltage tuning.

**APPLICATIONS:** A large class of energy constrained systems, particularly in the domain of embedded portable multimedia and in domains of budding interest such as recognition, search and data mining, lend themselves readily for such a design philosophy. In fact, all of which can tolerate inaccuracies to varying extents or can synthesize accurate (or sufficient) information even from inaccurate computations.

MULTI-DISCIPLINE: platform, inexact and sub-T, DSP, algorithms, multimedia, but not too much to have the right distances between partners (each partner is capable of understanding what the other are doing)

	TCDM		TCDM		
	BANK 0		BANK N		

FPU 0	FPU K



The Economist, June 2<sup>nd</sup>-8<sup>th</sup> 2012



Platform with inexact and sub/near-threshold accelerators

Divider Chain

## Sub-T icyflex2 processor core

f=16'384 Hz



f=32'768 Hz

Library	Area	Frequency	Worst Case Power
LP 180 nm	1265 μm²	32 kHz	3.4nW/cycle @FF, 125°C <mark>(x11.6)</mark>
SUB 180 nm	1870 μm² <mark>(x1.5)</mark>	32 kHz	0.29nW/cycle @FF, 125°C
			SUB
Divide	r Chain	f=1 Hz	





Energy-Delay Product (fJ\*nS) Energy-Delay-Area Product Area (um2) **Energy per addition (fJ)** 

## Other topics:

**Power Monitoring** 

Image Quality

ÔĴĴÐ

- -VLSI circuits and DSP architectures for computing with unreliable silicon
- Algorithms to mitigate the impact of circuit misbehavior and delay variations