

swiss scientific initiative in health / security / environment systems





Circuits and Techniques for Dynamic Timing Monitoring in Microprocessors



Andrea Bonetti, Jeremy Constantin, Adam Teman, Andreas Burg

Telecommunications Circuits Laboratory (TCL), École Polytechnique Fédérale de Lausanne (EPFL)

Abstract

The maximum clock frequency at which a microprocessor core can be operated is typically based on the worst-case timing path estimated by the static timing analysis. However, depending on the design, this critical path is not always excited and therefore dynamic timing margins exist that can theoretically be exploited for the benefit of achieving higher speed or lower power consumption (through voltage scaling). A predictive dynamic clock adjustment technique is used to trim those timing margins by exploiting the different timing requirements of individual instructions in a processor [Costantin, DATE 2015]. In this scenario, the activation of each timing path must be continuously monitored by failure-detection mechanisms. A timing monitor sequential (TMS) is proposed with selectable error-detection window that allows for different techniques of timing investigation. The proposed circuit provides conventional error-monitoring, as usually performed by error-detection sequentials (EDSs), and it can be used for measuring the maximum clock frequency required by each processor instruction as well as for predicting timing errors. These techniques will be used in the future to detect timing errors in DSP circuits to exploit dynamic timing margins by using approximations.



- [Costantin, DATE 2015]

failure probability by the

Detection of timing errors

Operation Modes for Timing Investigation

• Timing of each instruction can be evaluated with TMSs and dynamic clocking **Calibration:** worsttime paths are measured in backward monitoring

Custom Design of the TMS

- Custom design reduces complexity and minimize parasitics • The proposed TMS does not rely on pulse-generation as conventional EDSs for **improved robustness** at scaled VDD
- Monitoring of nodes that are **conditionally discharged**

• Run: each instruction

- is executed at the calibrated clock
- frequency Chase: add small timing margins to

early detect timingpath degradation

Selectable error-detection window and dynamic clocking for: **Timing error prediction** with backward monitoring and additional timing margin on the clock period **Conventional error monitoring** for dynamic timing variations