

Approximate Computing Units for an Ultra-Low Power Platform

Michael Gautschi¹, Antonio Pullini¹, Frank K. Gürkaynak¹, Luca Benini¹



¹Integrated Systems Laboratory, ETH Zürich



being developed by the Integrated Systems Laboratory of ETH Zürich. Our goal is to develop a system that has the same energy efficiency regardless of the computational load. We call this property energy proportionality. Our system works very well when there is little to do but is equally efficient when the work load increases. This is different form other processor systems which are optimized to work well at one corner, but do not scale well.

- Our many-core architecture is organized in clusters. Each cluster consists of simple RISC cores which have been optimized for the cluster. Our current core is based on the OpenRISC ISA from opencores.org.
- A shared L1 memory, so-called Tightly-Coupled Data-Memory (TCDM) is used to efficiently share data structures.
- To add floating point support we have designed an FPU which can be used in a private and a shared setting in combination with an interconnect.
- In addition, we have looked in FPU approximation and a logarithmic number system.

Instruction Extensions

OpenRISC Instruction-Set Extensions:

Several ISA-extensions have been analyzed and implemented in order to increase computational efficiency of the OR10N core.

Hardware loops:

• Allow to get rid of loop overhead (branch, compare instructions) in regular loop structures, such as forloops.





Floating Point Units

Logarithmic Number Unit

- Start address
- End address
- Number of iterations
- Setup possible in only one instruction

Pre-/post increment memory addressing:

- Effective memory address (EA) is computed: EA = rA + signext(offset)
- With auto-incrementation it is possible to store this address in the register file.
- Allows to update counters, addresses, etc. in parallel.

Vector ALU Unit:

- Possible to operate on byte, and halfword level
- Unaligned memory access implemented with two subsequent memory requests. => No hardware overhead

Performance Results with ISA-extensions:





Hw-loop extensions:

hwloop target addr o

hwloop_dec_cnt_o[3:0]

hwloop jump o

start addr i[3:0]

end addr i[3:0]



	FPU Area	Total Area	Timing	FPU-Latency	
Artemis Private FPU	48 kGE (12kGE/FPU)	563 kGE	300 MHz	2 cycles	

ture:	The logarithmic number system can be used to exploit a larger dynamic range. The format has its pros and cons, but leads to attractive results. We have developed a Logarithmic Number Unit (LNU) which achieves IEEE single precision and can be used as a replacement to a FPU.
Result Figs Exception Unit	$a = (-1)^{s_a} * (1+m) * 2^{exp}$ $\stackrel{s_a}{\leftarrow}$ l_a LNS representation:integerfractional $a = (-1)^{s_a} * 2^{l_a}$ $31 \ 30$ $23 \ 22$ 0
EX Stage Fige To regilie Port B	$s_a = sign(a)$ $l_a = log_2(a)$ Advantages: (single cycle computation of complex functions) Simple multiplication, division, powering which can be computed with the processors integer unit!
To SPR	$I_{mul} = \log_2(x^*y) = \log_2(2^{l_x} * 2^{l_y}) = I_x + I_y$ powering: $x^{123.74} => I_x * 123.74$ $I_{div} = \log_2(x/y) = \log_2(2^{l_x} / 2^{l_y}) = I_x - I_y$
Core 3 Dispatcher Dispatcher	Disadvantages: (non linear functions) Addition and subtraction and type casts are non linear and have to be approximated!
erconnect Arbiter	Addition: $I_{res} = I_x + \log_2(1+2^{l_y-l_x})$ Subtraction: $I_{res} = I_x + \log_2(1-2^{l_y-l_x})$
FPU 2 quired it is ea or delay.	F_{plus} $2^{nd} \text{ order Taylor}$ $F_{minus}(not critical):$ $r_{nd} \text{ order Taylor}$ $F_{minus}(not critical):$ $r_{nd} \text{ order Taylor}$
ve designed e FPUs and chip called	Image: Critical region Fminus (critical): • Cotransformation to eliminate the critical region
atency	Timing Area Add/Sub Typecast

forwarding path	TDB DIB EX US OPA MULT SP OpB MAC CO OpC OV	R
hwloop additions Pre/post incr. add.	(vect.)	
Pre/post incr. add.		

Hecate Shared FPU	22 kGE (11kGE/FPU)	557 kGE	300 MHz	3 cycles	
Diana Approximate FPU	38 kGE (11/ <mark>10/9/8</mark>) kGE	553 kGE	300 MHz	2 cycles	

Rom-less LNS ² 180 nm	14.6 ns	584'000 μm² 62 kGE	✓		Can be efficiently shared in a
Selene, this work 65nm	4.35 ns	72'000 μm² 63 kGE	~	~	cluster! -> Selene
[1] The Euro [2] ROM-les					

905'000 μm²

97 kGE

13.15

ns

ELM ¹

180 nm

