

swiss scientific initiative in health / security / environment systems

SmartGrid





Enhanced Interpolated-DFT for Synchrophasor Estimation in FPGAs: Theory, Implementation and Validation of a PMU Prototype NATIONAL **INSTRUMENTS**[™] P. Romano, M. Paolone



Aim of the research

The core component of any PMU is represented by the synchrophasor estimation algorithm, whose choice is driven by three main factors: (a) its accuracy, (b) its response time as well as (c) its computational complexity.

The literature on the subject of synchrophasor-estimation algorithms has already discussed the use of Interpolated Discrete Fourier Transform (IpDFT) as an approach capable to find an optimal tradeoff between synchrophasor estimation accuracy, response time and computational complexity. Within this category of algorithms this paper proposes two contributions: (i) the formulation of an enhanced IpDFT (e-IpDFT) algorithm that iteratively compensates the effects of the harmonic interference and (ii) the discussion of the deployment of IpDFT-based synchrophasor estimation algorithms into FPGAs, with particular reference to the compensation of the error introduced by the free-running clock of A/D converters with respect to the GPS time reference. The paper finally illustrates its compliance tests verification with respect to the accuracy limits defined in the IEEE Std. C37.118.1-2011.

e-lpDFT based Synchrophasor Estimation Algorithm

The algorithm presented belongs to the category of DFT-based synchrophasor estimation algorithms. It has been conceived to satisfy the following conflicting requirements: (a) good accuracy for both transmission and distribution networks applications; (b) feasible computational complexity enabling its implementation inside an FPGA.

The following correction approaches have been proposed for the correction of the typical error sources for DFT-based algorithms:

- \rightarrow



Implementation on a FPGA-based PMU Protoype

The proposed synchrophasor estimation algorithm has been fully deployed on a Virtex-5 FPGA. The PMU prototype is capable of processing 12 channels (voltages or currents) and estimate their related synchrophasor at the maximum reporting rates specified in the IEEE Std. C37.118-2011.



Compliance Verification with the Limits of the IEEE Std. C37.118.1-2011 and Conclusions

The experimental validation of the developed PMU has been carried out using reference waveforms generated by means of a GPSsynchronized function generator based on the PXI architecture.

Every test described in the IEEE Std. C37.118.1-2011 for both static and dynamic conditions was implemented. The results are given for both IpDFT and e-IpDFT algorithms with reference to TVE, FE and RFE limits for PMU classes P and M.

Static tests

Single-tone signals



Dynamic tests

Amplitude-phase modulation





Positive amplitude step



CONCLUSIONS

The proposed e-lpDFT-based algorithm introduces a remarkable improvement in the PMU performances, compared to those of the more classical IpDFT approach. The obtained results show that the PMU prototype performs well below the limits imposed by IEEE Std. C37.118.1-2011 for both PMU classes M and P, enabling its use in several applications in transmission and distribution networks.

Multi-tone signals



Harmonic's frequency [Hz]