

Development and Optimization of a System-on-Chip (SoC) for Portable Medical Instrumentation ETHZürich S. Fateh, P. Schönle, G. Rovere, X. Han, T. Burger, Q. Huang Institut für Integrierte Systeme Integrated Systems Laboratory – ETH Zürich









Highly flexible, modular, and portable medical instrumentation device with wireless link.

Objective: Develop technologies essential to miniaturize wireless monitoring, and demonstrate its effectiveness in real medical use cases Motivation: Aging population, escalating medical costs, silent suffering, illness prevention

Problems: High complexity, too diverse applications, target device size limits battery capacitance, low amplitude signals, electrical noise and distortions



Our Solution: Programmable ADC with On-Chip Calibration Circuitry Resolving 8-14 Bits for Multi-Sensor Support





Advantages of the programmable SAR ADC:

Power consumption can be tuned against precision, low power consumption, small die size, high precision, 13.5 ENOB achieved with dithering techniques

Conclusion:

SAR ADC based analog front-end ASIC successfully tested with real-world biomedical signals









SAR ADC based analog front-end (AFE).



Schematic of the 14-bit sub-radix-2 SAR ADC with merged capacitor switching scheme (top) and corresponding timing diagram (bottom).

SAR ADC:

Mode

- Performs dithering techniques to enhance resolution
- Sub-radix-2 capacitor array
- Programmable from 8-14 bits
- Ultra-low power operation

Digital Calibration of SAR ADC:

- Correction of capacitor mismatch
- LMS based algorithm
- Perturbation injection
- On-chip implementation - Improvement: 1.8 ENOB



Block diagram of LMS based digital calibration unit.

Fixed-point Matlab simulation of the SAR ADC resolution before and after calibration for different unit capacitors using 1000 Monte Carlo simulations.



Figure-of-Merit (FoM) versus ENOB of our SAR ADC implementation. ADC ranges from 8-14 bits of resolution with max.12.7 ENOB.



FFT of a recorded 11 Hz sinusoidal signal with the SAR ADC based analog front-end ASIC representing a typical EEG signal spectrum.

VivoSoC: Ultra-Low-Power Processing (PULP) Platform with AFE

Area:	4.0 mm x 3.2 mm	VivoSoC: - Supports trend of miniaturization
Technology:	130 nm CMOS (tapeout: April 2015)	 Ultra low power consumption Robust operation Controlled over wireless interface Supports readout of biomedical date Signal processing capability PULP [2]: Configurable, feature rich, power-struct processing platform Built on a dual core RISC process
Architecture:	Dual core RISC 2kByte Cache, 32kByte L2, 16kByte TCDM	
Analog Front -end:	8 multiplexed channels with 108 dB CMRR and 3.2 kHz signal bandwidth	
Peripherals:	 2 quad SPI masters 1 SPI slave 8 GPIO, 1 JTAG 1 UART 	
	Area:Technology:Architecture:Architecture:Peripherals:	Area:4.0 mm x 3.2 mmTechnology:130 nm CMOS (tapeout: April 2015)Architecture:Dual core RISC 2kByte Cache, 32kByte L2, 16kByte TCDMAnalog Front -end:8 multiplexed channels with 108 dB CMRR and 3.2 kHz signal bandwidthPeripherals:2 quad SPI masters • 1 SPI slave • 8 GPIO, 1 JTAG • 1 UART

Conclusions and Outlook

Conclusions:

- Successful tests of the modular platform by medical partners
- Implementation of a programmable SAR ADC to cover efficiently different biomedical application
- SAR based AFE trades low power consumption against precision
- Ultra-low power System-on-Chip for biomedical data acquisition platform called VivoSoC implemented

Outlook:





References:

- P. Schönle et al., "Modular multi-sensor platform for portable and wireless medical instrumentation", Proc. IEEE BioCAS, Oct. 2014. 1
- F. Conti et al., "Energy-efficient vision on the PULP platform for ultra-low power parallel computing", Signal Processing Systems (SiPS), Oct. 2014. [2]
- P. Schönle et al., "A DC-connectable biomedical data acquisition ASIC with mains frequency cancellation", Proc. IEEE ESSCIRC, Sept. 2013. [3]