

# A Calibration Based Thermal Modeling Technique for Complex Multicore Systems

Devendra Rai, Philipp Miedl, Davide B. Bartolini, and Lothar Thiele  
Computer Engineering and Networks Laboratory, ETH Zurich, Switzerland.



**Objective**

Predict the temperature of the state-of-the-art processor with speed and accuracy suitable for Design Space Exploration

- offline estimation
- applicable to any processor featuring on-chip temperature sensors
- compute 10K-100K new data points per second
- accuracy ~ 1°C
- thermally optimized designs (e.g., reduced thermal gradients)

**Current Solutions**

Processor Floorplan + Power Traces at  $\mu$ -arch granularity + housing Physical Properties of the Computer + ventilation + ambient + Long Compute Times (Numerical Simulators)

Difficult to acquire parameters with reasonable accuracy for state-of-the-art processors

infeasibility for practical use

**New Solution**

**Benefits**

- Computationally Efficient
- Automated
- Fully Software Driven
- Applicable to any state-of-the-art processor

**Calibration based Approach**

**How?**

Observe the given system and infer the required thermal parameters for each class of use case scenario. Reduce model if necessary.

**Application**  
An individual application or a class

**Special Calibration Trace**  
Execution pattern (schedule) for learning dynamic and steady-state thermal behavior

**Set Cooling**  
Set a fan speed

**Execute on processor**  
Choose core type  
Set processor clock speed

**Observe Temperature Traces**  
Record at a predefined sampling rate

**System Identification (Linear Models)**

$\tau = \mathbf{g}(b, \mathbf{M}, c) \stackrel{\text{def}}{=} u \otimes \ddot{\mathbf{m}}(s) \otimes \mathbf{m}(a, v, d, f)$

Temperature trace

thermal model (CPU)

- $a$ : application (type)
- $v$ : core type
- $d$ : distance between hot core and observer
- $f$ : processor clock speed

thermal model of the fan indexed by fan speed arbitrary execution pattern

The model needs just few single-application runs for parameter calibration. We developed a technique to compose parameters and estimate temperature traces for multi-application runs<sup>1</sup>.

**Experiments & Validation**

Maximum complexity of any model: 5 poles, 5 zeros. Worst case compute complexity for each new data point: 10 multiplies, 1 division, 10 additions. Memory: 21 units/model

All 8 cores of the Xeon simultaneously execute different applications at 2.9GHz

Intel Xeon 8-core Server Processor

Core 0: FFT (MSE: 0.39°C)

Core 1: Bitcount (MSE: 0.27°C)

Core 4: Basicmath (MSE: 0.46°C)

Core 3: FFT (MSE: 0.66°C)

All horizontal axes: time(s)

Multitasking with variable cooling and processor clock speeds

Intel i7 4-core mobile processor

MSE: 0.34

ADPCM (Core 2)

RSA Decode (Core 3)

H.263 Encoder (Core 3)

MSE: 0.42

Fan: 4780 RPM

Fan: 3070 RPM

Dynamic frequency and application switching on a core

Xeon

MSE: 0.39°C

CPU Burn-in

RSA

H.263

2.9GHz

2.4GHz

1.2GHz

[1]. D. Rai and L. Thiele. A Calibration Based Thermal Modeling Technique for Complex Multicore Systems, In Proceedings of the 2015 Design, Automation & Test in Europe Conference & Exhibition, DATE 2015.