

swiss scientific initiative in health / security / environment systems



A Heterogeneous System Architecture for **Event-triggered Wireless Sensing** Eidgenössische Technische Hochschule Zürich Swiss Federal Institute of Technology Zurich



Felix Sutton, Reto Da Forno, David Gschwend, Roman Lim, Tonio Gsell, Jan Beutel, and Lothar Thiele

Computer Engineering and Networks Laboratory, ETH Zurich, Switzerland

> Motivation

ETH

Wireless Acoustic Sensing with High Spatial Resolution

• Detection and characterization of an acoustic event with high spatial resolution

- Examples: intruder detection, structural monitoring, sniper localization, etc.

Challenges:

- Acoustic Sensor Interface \rightarrow support low-power event detection and acquisition
- Rapid Network Wake-up \rightarrow energy-efficient network wake-up upon event arrival
- Adaptive Data Dissemination \rightarrow dynamic data-rate adaption throughout network
- Resource Interference \rightarrow conflict between resource-intensive and time-critical tasks

Our Solution:

• System architecture consisting of a *heterogeneous protocol and platform*.

> Heterogeneous Protocol and Platform Design

Heterogeneous Protocol Design:

- Asynchronous protocol (*Zippy*) for rapid and on-demand network wake-up.
- \rightarrow "*Zippy as a Sensor*" to enable rapid acoustic event characterization.
- Synchronous protocol (*eLWB*) for robust multi-hop dissemination.
 - \rightarrow Low-power Wireless Bus tailored for rapid event-based dissemination.







Acoustic Sensor Interface:

• Ultra-low power analog circuit to facilitate sensorinitiated wake-up using a piezoelectric transducer. • Wake-up application processor and start event



Dual-Processor Platform

Preliminary Power Dissipation:

Component	During Periods of Inactivity
Acoustic Sensor Interface	6.3 µW
Zippy as a Sensor	9.6 µW
Acoustic Event Characterization	2.5 µW
BOLT Processor Interconnect	1.3 µW
Event-based Low-power Wireless Bus	5.5 µW
Total	25.2 μW

Heterogeneous Platform Design:

- Application and communication tasks onto dedicated processors.
- Mitigate resource interference using the BOLT processor interconnect.

